123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420 |
- #include "drv_iic_back.h"
- #include "nrf_delay.h"
- #include "drv_qmc6310_v2.h"
- #include "exception.h"
- #include "system.h"
- #define QMC6310U_IIC_ADDR (0x1c<<1)
- #define QMC6310N_IIC_ADDR (0x3c<<1)
- #define QMC6310_CHIP_ID_REG 0x00
- #define QMC6310_DATA_OUT_X_LSB_REG 0x01
- #define QMC6310_DATA_OUT_X_MSB_REG 0x02
- #define QMC6310_DATA_OUT_Y_LSB_REG 0x03
- #define QMC6310_DATA_OUT_Y_MSB_REG 0x04
- #define QMC6310_DATA_OUT_Z_LSB_REG 0x05
- #define QMC6310_DATA_OUT_Z_MSB_REG 0x06
- #define QMC6310_STATUS_REG 0x09
- #define QMC6310_CTL_REG_ONE 0x0A
- #define QMC6310_CTL_REG_TWO 0x0B
-
- #define QMC6310_SUSPEND_MODE 0x00
- #define QMC6310_NORMAL_MODE 0x01
- #define QMC6310_SINGLE_MODE 0x02
- #define QMC6310_H_PFM_MODE 0x03
- #define OUTPUT_DATA_RATE_800HZ 0x00
- #define OUTPUT_DATA_RATE_400HZ 0x01
- #define OUTPUT_DATA_RATE_200HZ 0x02
- #define OUTPUT_DATA_RATE_100HZ 0x03
- #define OVERSAMPLE_RATE_256 0x01
- #define OVERSAMPLE_RATE_128 0x00
- #define SET_RESET_ON 0x00
- #define SET_ONLY_ON 0x01
- #define SET_RESET_OFF 0x02
- #define QMC6310_DEFAULT_DELAY 200
- #define QMC6310_MAXHZ 0xC3
- #define QMC6310_200HZ 0x3D
- #define QMC6310_100HZ 0x39
- #define QMC6310_10HZ 0x31
- typedef struct drv_qmc6310
- {
- bool (*write)(uint8_t add,uint8_t reg,uint8_t* p,uint8_t len);
-
- bool (*read)(uint8_t add,uint8_t reg,uint8_t* p,uint8_t len);
-
- qmc_data_t cur_data;
-
- drv_qmc_config_param_t cur_param;
-
- } Drv_Qmc6310_t;
- static Drv_Qmc6310_t ob_qmc6310;
- static uint32_t iic_write_error_counter = 0;
- static uint32_t iic_read_error_counter = 0;
- static bool qmc6310_get_chipid(void)
- {
- bool ret;
- uint8_t chipid = 0xFF;
-
- ret = ob_qmc6310.read(QMC6310U_IIC_ADDR,QMC6310_CHIP_ID_REG,&chipid,1);
-
- if(ret == false)
- {
- return false;
- }
-
-
- if(chipid != 0x80)
- {
- return false;
- }
- return true;
- }
- static bool platform_read(uint8_t add,uint8_t reg,uint8_t* p,uint8_t len)
- {
- bool ierror;
-
- ierror = IIC_BACK_ReadBytes(add,reg,p,len);
-
- if(ierror != true)
- {
- iic_read_error_counter++;
- }
-
- return ierror;
- }
- static bool platform_write(uint8_t add,uint8_t reg,uint8_t* p,uint8_t len)
- {
- bool ierror;
-
- ierror = IIC_BACK_WriteBytes(add,reg,p,len);
-
- if(ierror != true)
- {
- iic_write_error_counter++;
- }
-
- return ierror;
- }
- static void drv_qmc_iic_error_report_process(void)
- {
- char buff[30]={0};
-
- if(iic_write_error_counter > 0)
- {
- sprintf(buff,"iic_write_err,%d\r\n",iic_write_error_counter);
- Except_TxError(EXCEPT_IIC_RW,(const char *)buff);
- }
-
- if(iic_read_error_counter > 0)
- {
- sprintf(buff,"iic_read_err,%d\r\n",iic_read_error_counter);
- Except_TxError(EXCEPT_IIC_RW,(const char *)buff);
- }
- iic_write_error_counter = 0;
- iic_read_error_counter = 0;
- }
- int drv_qmc6310_Init(void)
- {
- nrf_gpio_cfg(
- PIN_BACK_SENSE_POWER,
- NRF_GPIO_PIN_DIR_OUTPUT,
- NRF_GPIO_PIN_INPUT_DISCONNECT,
- NRF_GPIO_PIN_NOPULL,
- NRF_GPIO_PIN_H0H1,
- NRF_GPIO_PIN_NOSENSE);
- nrf_gpio_cfg_output(PIN_BACK_SCL);
- nrf_gpio_cfg_output(PIN_BACK_SDA);
- nrf_gpio_pin_write(PIN_BACK_SCL,0);
- nrf_gpio_pin_write(PIN_BACK_SDA,0);
-
-
- nrf_gpio_pin_write(PIN_BACK_SENSE_POWER,0);
- nrf_delay_ms(5);
- nrf_gpio_pin_write(PIN_BACK_SENSE_POWER,1);
- nrf_delay_ms(5);
-
- Process_Start(1000,"qmc_iic_error_report",drv_qmc_iic_error_report_process);
-
- IIC_BACK_Init();
-
- memset(&ob_qmc6310, 0, sizeof(ob_qmc6310));
-
- ob_qmc6310.read = platform_read;
- ob_qmc6310.write = platform_write;
- ob_qmc6310.cur_param.mag_fs = QMC_MAG_FS_30GS;
- ob_qmc6310.cur_param.mag_odr = QMC_MAG_ODR_OFF;
-
- if(qmc6310_get_chipid())
- {
- return 0;
- }
-
- return -1;
- }
- int drv_qmc6310_power_off(void)
- {
- nrf_gpio_cfg(
- PIN_BACK_SENSE_POWER,
- NRF_GPIO_PIN_DIR_OUTPUT,
- NRF_GPIO_PIN_INPUT_DISCONNECT,
- NRF_GPIO_PIN_NOPULL,
- NRF_GPIO_PIN_H0H1,
- NRF_GPIO_PIN_NOSENSE);
- nrf_gpio_cfg_output(PIN_BACK_SCL);
- nrf_gpio_cfg_output(PIN_BACK_SDA);
- nrf_gpio_pin_write(PIN_BACK_SCL,0);
- nrf_gpio_pin_write(PIN_BACK_SDA,0);
-
-
- nrf_gpio_pin_write(PIN_BACK_SENSE_POWER,0);
-
- return 0;
- }
- int drv_qmc6310_power_on(void)
- {
- nrf_gpio_pin_write(PIN_BACK_SENSE_POWER,1);
-
-
- IIC_BACK_Init();
- memset(&ob_qmc6310.cur_data,0,sizeof(ob_qmc6310.cur_data));
- ob_qmc6310.cur_param.mag_fs = QMC_MAG_FS_30GS;
- ob_qmc6310.cur_param.mag_odr = QMC_MAG_ODR_OFF;
-
- return 0;
- }
- int drv_qmc6310_set_mag_fs(QMC_MAG_FS_e mag_fs)
- {
- bool ret;
- uint8_t data;
-
- if(ob_qmc6310.cur_param.mag_fs != mag_fs)
- {
- switch(mag_fs)
- {
- case QMC_MAG_FS_30GS:
- data = QMC_MAG_FS_30GS;
- ret = ob_qmc6310.write(QMC6310U_IIC_ADDR,QMC6310_CTL_REG_TWO,&data,1);
- if(ret == false)return -1;
- data = 0xFF;
- ret = ob_qmc6310.read(QMC6310U_IIC_ADDR,QMC6310_CTL_REG_TWO,&data,1);
- if(ret == false || data != QMC_MAG_FS_30GS)return -1;
- ob_qmc6310.cur_param.mag_fs = QMC_MAG_FS_30GS;
- break;
- }
- }
-
- return 0;
- }
- int drv_qmc6310_get_mag_odr_flow(void)
- {
- return 4;
- }
- int drv_qmc6310_set_mag_odr(QMC_MAG_ODR_e mag_odr, int flow)
- {
- int ret = -1;
- bool err;
- uint8_t data;
-
- if(flow <= 0 || flow >= 5)return -1;
-
- if(ob_qmc6310.cur_param.mag_odr != mag_odr)
- {
- switch(flow)
- {
- case 1:
-
- if(mag_odr != QMC_MAG_ODR_OFF)
- {
- data = 0x06;
- err = ob_qmc6310.write(QMC6310U_IIC_ADDR,0x29,&data,1);
- if(err == false)return -1;
- else ret = 0;
- }
- else
- {
- ret = 0;
- }
- break;
-
- case 2:
-
- if(mag_odr != QMC_MAG_ODR_OFF)
- {
- data = 0xFF;
- err = ob_qmc6310.read(QMC6310U_IIC_ADDR,0x29,&data,1);
- if(err == false || data != 0x06)return -1;
- else ret = 0;
- }
- else
- {
- ret = 0;
- }
- break;
-
- case 3:
-
- data = mag_odr;
- err = ob_qmc6310.write(QMC6310U_IIC_ADDR,QMC6310_CTL_REG_ONE,&data,1);
- if(err == false)return -1;
- else ret = 0;
- break;
-
- case 4:
- data = 0xFF;
- err = ob_qmc6310.read(QMC6310U_IIC_ADDR,QMC6310_CTL_REG_ONE,&data,1);
- if(err == false || data != mag_odr)return -1;
- else{
- ret = 0;
- ob_qmc6310.cur_param.mag_odr = mag_odr;
- }
-
- break;
- }
- }
- else
- {
- return 0;
- }
-
- return ret;
- }
- int drv_qmc6310_get_config_param(drv_qmc_config_param_t *p_param)
- {
-
- *p_param = ob_qmc6310.cur_param;
-
- return 0;
- }
- int drv_qmc6310_get_mag_data(qmc_data_t *p_data)
- {
- bool ret;
- unsigned char mag_data[6];
-
- mag_data[0] = QMC6310_DATA_OUT_X_LSB_REG;
-
- ret = ob_qmc6310.read(QMC6310U_IIC_ADDR,QMC6310_DATA_OUT_X_LSB_REG,mag_data,6);
- if(ret == false)return -1;
-
- if(p_data != NULL)
- {
- p_data->mag[0] = (int16_t)(((mag_data[1]) << 8) | mag_data[0]);
- p_data->mag[1] = (int16_t)(((mag_data[3]) << 8) | mag_data[2]);
- p_data->mag[2] = (int16_t)(((mag_data[5]) << 8) | mag_data[4]);
- }
-
- return 0;
- }
- int drv_qmc6310_get_mag_id(void)
- {
- if(qmc6310_get_chipid())
- {
- return 0;
- }
-
- return -1;
- }
|